Implementation of binary floating-point arithmetic on embedded integer processors - Polynomial evaluation-based algorithms and certified code generation

Today some embedded systems still do not integrate their own floating-point unit, for area, cost, or energy consumptionconstraints. However, this kind of architectures is widely used in application domains highly demanding on floating-point calculations (multimedia, audio and video, or telecommunications). To compensate this lack of floating-pointhardware, floating-point arithmetic has to be emulated efficiently through a software implementation.This thesis addresses the design and implementation of an efficient software support for IEEE 754 floating-pointarithmetic on embedded integer processors. More specifically, it proposes new algorithms and tools for the efficientgeneration of fast and certified programs, allowing in particular to obtain C codes of very low latency for polynomialevaluation in fixed-point arithmetic. Compared to fully hand-written implementations, these tools allow to signifi-cantly reduce the development time of floating-point operators.The first part of the thesis deals with the design of optimized algorithms for some binary floating-point operators,and gives details on their software implementation for thebinary32 floating-point format and for some embeddedVLIW integer processors like those of the STMicroelectronics ST200 family. In particular, we propose here a uniformapproach for correctly-rounded roots and their reciprocals, and an extension to division. Our approach, which relieson the evaluation of a single bivariate polynomial, allows higher ILP-exposure than previous methods and turns out tobe particularly efficient in practice. This work allowed us to produce a fully revised version of the FLIP library, leadingto significant gains compared to the previous version.The second part of the thesis presents a methodology for automatically and efficiently generating fast and certifiedC codes for the evaluation of bivariate polynomials in fixed-point arithmetic. In particular, it consists of some heuristicsfor computing highly parallel, low-latency evaluation schemes, as well as some techniques to check if those schemesremain efficient on a real target, and accurate enough to ensure correct rounding of the underlying operator implemen-tations. This approach has been implemented in the software tool CGPE (Code Generation for Polynomial Evaluation).We have used our tool to quickly generate and certify significant parts of the codes of FLIP.